Chinese RISC-V project teases 2025 debut of advanced chip

www.theregister.com

Chinese RISC-V project teases 2025 debut of advanced chip

www.theregister.com

schizoidman@lemm.ee to

RISC-V@lemmy.mlEnglish · 5 months ago

Third-gen Xiangshan may be close to performance of Arm’s made-for-HPC Neoverse 2

You must log in or register to comment.

Chat

RISC-V@lemmy.ml

riscv@lemmy.ml

Create a post

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@lemmy.ml

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

riscv.org

Youtube | Twitter

Matrix space

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

14 users / day
14 users / week
14 users / month
14 users / 6 months
0 local subscribers
998 subscribers
53 Posts
0 Comments
Modlog

mods:
testman@lemmy.ml